![]() | Thread | ![]() |
Introduction
no help | Contribution: postscript output for LayoutEditor by anonymous - 22 May 2009, 16:35 CEST I was very unsatisfied by the postscript and pdf output produced by LayoutEditor. Currently, this function converts the design into png (with an unknown and uncontrolled resolution if printed into file: the "Print/Properties/Advanced" tab is empty) and then it converts it into postscript. As a result, the processing takes a lot of time, memory, and the output file is very large and not at all vectorial as one would expect. by Juergen Thies - 22 May 2009, 22:38 CEST Thanks for your contribution. Polygon/box fill, text size and bounding box will be available with the next release. by Juergen Thies - 24 May 2009, 11:48 CEST A postscript and eps export as a vector graphic will be available with the next release. There will be a additional export filter in the 'save as' dialog to access this few feature. The 'printing' function will continue to generate a rastered postscript file. Please log in to post! The LayoutEditor™ is a program to design and edit layouts for MEMS/IC fabrication and CMOS IC design .Designing these layouts require a high precision. In IC design a sufficient resolution and a possibility of a high scaling is required. The resolution of the LayoutEditor can be set in a wide range and is normally set to 1 nano meter. A higher resolution makes no sense due to atomar structures. With this resolution the LayoutEditor can draw elements up to 4 meters. In many IC design houses this is enough for IC/MEMS which extend usually less than 0.1 meters.
The productions of MEMS/IC is done in many layers. For each of these physical CAD layers a belonging layer had to exist in the drawing. Additional logical layers are required for describing/naming purpose. So a lot of layers are needed. By default the LayoutEditor is limited to 128 layers. But it can easily be adjusted, if more layers are required.
IC Designs often contain a plenty of repeating structures. Essential for micro fabrication of these designs is therefor a hierarchical design. This means, that the complete repeating structure only exists once in a single cell. These cell is then referred multiple times in the main drawing. - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|
© 2009-2010 juspertor UG (haftungsbeschränkt), © 2004-2009 Jürgen Thies